

1                   **EMULATOR CHIP/BOARD ARCHITECTURE AND INTERFACE**

2

3                   **ABSTRACT OF THE DISCLOSURE**

4                   A communication interface for an in-circuit emulation system. The interface  
5                   uses four pins between a virtual microcontroller (an FPGA emulating a  
6                   microcontroller) and a real microcontroller under test. The bus is fast enough to  
7                   allow the two devices to operate in synchronization. I/O reads, interrupt vector  
8                   information and watchdog information is provided over the bus in a time fast  
9                   enough to allow execution in lock step. Two data lines are provided, one is bi-  
10                  directional and one is driven only by the microcontroller. A system clock is  
11                  provided and the microcontroller supplies its clock signal to the FPGA since the  
12                  microcontroller can operate at varying clock speeds. The bus is time-dependent  
13                  so more information can be placed on this reduced-pin count bus. Therefore,  
14                  instructions and data are distinguished based on the time the information is sent  
15                  within the sequence. The bus can be used to carry trace information, program the  
16                  flash memory on the microcontroller, perform test control functions, etc.